

TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371

33019

U.S. APPLICATION NO. (If known, see 37 CFR 1.5)

09/673005

INTERNATIONAL APPLICATION NO.
PCT/FR00/00278INTERNATIONAL FILING DATE
7 February 2000 (07.02.00)PRIORITY DATE CLAIMED
10 February 1999 (10.02.99)

TITLE OF INVENTION PROCESS FOR THE FORMATION OF A SILICON LAYER ON A SUPPORT FOR OPTICAL PURPOSES, AND USE IN THE PROCESS TO MAKE OPTICAL COMPONENTS

APPLICANT(S) FOR DO/EO/US

HADJI Emmanuel; PAUTRAT, Jean-Louis

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☐ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☐ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
- a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
- b. ☒ has been transmitted by the International Bureau.
- c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
- a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
- b. ☐ have been transmitted by the International Bureau.
- c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
- d. ☒ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11. to 16. below concern document(s) or information included:


11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☐ A **FIRST** preliminary amendment.
- ☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A change of power of attorney and/or address letter.
16. ☐ Other items or information:

"Express Mail" mailing label number EL707690216USDate of Deposit 10/6/00

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Janet Morrison

Printed Name of Person Mailing Paper or Fee



Signature of Person Mailing Paper or Fee

09/673005

17. ☒ The following fees are submitted:**BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)) :**

Neither international preliminary examination fee (37 CFR 1.482)
nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO
and International Search Report not prepared by the EPO or JPO \$970.00

International preliminary examination fee (37 CFR 1.482) not paid to
USPTO but International Search Report prepared by the EPO or JPO \$840.00

International preliminary examination fee (37 CFR 1.482) not paid to USPTO but
international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$690.00

International preliminary examination fee paid to USPTO (37 CFR 1.482)
but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$670.00

International preliminary examination fee paid to USPTO (37 CFR 1.482)
and all claims satisfied provisions of PCT Article 33(1)-(4) \$96.00

ENTER APPROPRIATE BASIC FEE AMOUNT =**CALCULATIONS** PTO USE ONLY

\$ 840.00

Surcharge of \$130.00 for furnishing the oath or declaration later than ☒ 20 ☐ 30
months from the earliest claimed priority date (37 CFR 1.492(e)).

\$ 130.00

CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE
Total claims	17 - 20 =	0	X \$18.00
Independent claims	1 - 3 =	0	X \$78.00

\$ 0.00

\$ 0.00

MULTIPLE DEPENDENT CLAIM(S) (if applicable)

+ \$260.00

\$ 260.00

TOTAL OF ABOVE CALCULATIONS =

\$ 1230.00

Reduction of 1/2 for filing by small entity, if applicable. A Small Entity Statement
must also be filed (Note 37 CFR 1.9, 1.27, 1.28).

\$ 0.00

SUBTOTAL =

\$ 1230.00

Processing fee of \$130.00 for furnishing the English translation later than ☐ 20 ☐ 30
months from the earliest claimed priority date (37 CFR 1.492(f)).

\$ 0.00

TOTAL NATIONAL FEE =

\$ 1230.00

Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be
accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +

\$ 0.00

TOTAL FEES ENCLOSED =

\$ 1230.00

Amount to be

refunded:

\$

charged:

\$

a. ☒ A check in the amount of \$ 1230.00 to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees.
A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any
overpayment to Deposit Account No. 16-0820. A duplicate copy of this sheet is enclosed.
Order No. 33019

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Jeffrey J. Sopko
Pearne & Gordon LLP
526 Superior Ave., East
Suite 1200
Cleveland, Ohio 44114-1484

SIGNATURE

Jeffrey J. Sopko

NAME

27676

REGISTRATION NUMBER

PROCESS FOR THE FORMATION OF A SILICON LAYER ON A
SUPPORT FOR OPTICAL PURPOSES, AND USE OF THE PROCESS TO
MAKE OPTICAL COMPONENTS

Technical field

The invention relates to a process for the formation of a silicon layer for optical purposes on a support, and a number of applications of the process to make optical components.

5 A silicon layer for optical purposes means a layer
in an optical component that contributes to conducting,
reflecting, transmission and/or generation of light.

The invention relates particularly to applications for the manufacture of mirrors such as Bragg mirrors and the manufacture of optical emitter micro-cavity cells.

State of prior art

Silicon is widely used in the manufacture of
15 microelectronics circuits.

However in the optical field, the indirect prohibited band of silicon confers very weak radiation properties that make it impossible to use silicon as is to emit light.

20 At the present time, there are no silicon-based
light emitter devices on the market.

However, silicon emitters would have some advantages because technologies are highly developed for silicon and are consequently inexpensive.

Furthermore, it would be possible to combine optical components with electronic components and integrate them in microelectronics circuits.

A number of uses of other semiconductors are known, mainly type III-V semiconductors for the manufacture of micro-cavities. Micro-cavities comprise an active medium in the form of a layer with a thickness equal to a multiple of the half-wave length of the working light, and are placed in sandwich form between a first mirror and a second mirror.

Document (1) referenced at the end of this description relates to the manufacture of Fabry-Pérot type amorphous silica-based micro-cavities doped with erbium.

The micro-cavities are delimited by two Bragg mirrors.

The amorphous nature of the materials used for the manufacture of these micro-cavities very significantly reduces light emission capabilities. On the other hand, the incorporation of rare earth ions enables the use of this type of micro-cavity.

Document (2), which is also referenced at the end of the description, describes a process for making a crystalline Bragg mirror. The process consists essentially of growing silicon on a support, and then implanting oxygen, and then forming a buried silicon oxide layer in the silicon. Repetition of these operations creates a Bragg mirror with several periods.

However, this process depends essentially on a technique called SIMOX (Separation by Implantation of

Oxygen) that is apparently not used in the microelectronics industry.

Description of the invention

5 The purpose of this invention is to propose a process for the formation of a silicon layer and particularly a crystalline silicon layer in order to make optical components and particularly micro-cavity light emission sources.

10 Another purpose is to propose a similar process for making optical components at a particularly low cost.

15 Another purpose is to propose the said process for applications for making Bragg mirrors and micro-cavity optical emitters.

20 In order to achieve these purposes, the purpose of the invention is more specifically a process for the formation of a silicon layer for optical purposes with a given (optical) thickness, on a support. According to the invention, the process comprises the following steps in sequence:

25 a) Molecular bonding of a silicon block on the support on which there may or may not already be other layers, the silicon block having a surface layer delimited by a cleavage area approximately parallel to its surface, and with a thickness greater than (or less than) the said determined thickness, and the silicon block being covered by a silicon oxide layer brought into contact with the support during
30 bonding,

b) Cleavage of the silicon block along the cleavage area to detach the surface layer fixed to the support from it,

c) thinning (or thickening) the said surface layer
5 until a thickness approximately equal to the said determined thickness, is obtained.

Molecular bonding refers to bonding involving a molecular bond between surfaces in contact without the insertion of a binder.

10 The use of a cleavage technique is well known in the microelectronics field, and for example is described in document (3) referenced at the end of the description. This technique is an efficient way of forming a silicon layer, particularly a layer of
15 crystalline silicon on the surface of a support, and particularly on a support that does not have the same crystalline mesh or the same crystalline structure as silicon.

The process according to the invention is a means
20 of implementing the cleavage process in the optical field despite the limitations mentioned above.

According to one possible use of the process, the thickness of the surface layer in step a) is greater than the determined thickness. In this case, step c)
25 consists of thinning this layer by a mechanical, chemical or mechanical-chemical method.

In particular, the silicon layer may be thinned by polishing or by a treatment combining surface oxidation of the layer and selective elimination of the oxide by
30 etching.

According to a second possibility, a silicon block with a surface layer delimited by the cleavage area can also be used in step a), with a thickness less than the determined thickness. In this case, the thickness of
5 the surface layer can be increased by crystalline growth during step c).

For example, crystalline growth may be based on a process such as vapor phase epitaxy.

Before the bonding step, the silicon block may be
10 prepared by performing hydrogen implantation through one of its faces to form an embrittled area extending approximately along a plane parallel to the said face and forming the cleavage area. The implantation energy is adjusted to form the cleavage area at a depth which
15 is either greater than or less than the determined thickness, depending on the selected implementation method.

In this case the determined thickness means the thickness of the surface layer of silicon necessary to
20 obtain a given optical behavior. For example, it may be a thickness equal to or proportional to $\frac{\lambda}{4n_s}$ where λ is the working length of produced or received light and n_s is the refraction index of silicon.

According to one preferred embodiment, a silicon
25 oxide layer is formed on the silicon block, and more particularly on the implantation face. This layer is preferably formed before implantation, and then comes into contact with the support during the molecular bonding step in the process according to the invention.

One particular application of the invention relates to a process for manufacturing a Bragg mirror with wavelength λ on a support. According to this process, a stack of layers is formed comprising
 5 alternately at least one layer of silicon oxide with optical thickness $\frac{\lambda}{4n_o}$, where n_o denotes the refraction index of the silicon oxide and at least one silicon layer with an optical thickness equal to $\frac{\lambda}{4n_s}$, where n_s is the refraction index of silicon, and the said
 10 silicon layer is formed according to the process mentioned above.

For example, the oxide layer could be the oxide layer mentioned above and formed on the silicon block before implantation.

15 Preferably, the Bragg mirror comprises a plurality of periods, in other words a plurality of silicon layers alternating respectively with several silicon oxide layers.

For example, the silicon oxide layers may be
 20 formed by chemical vapor deposition using a Plasma Enhanced Chemical Vapor Deposition (PECVD) process.

Another particular application of the invention is a process for the manufacture of an optical component with a working wavelength λ comprising:

25 - the formation of a Bragg mirror according to the process mentioned above,

- formation of a layer of active material on the Bragg mirror by crystalline growth, to form a cavity,
- formation of a second mirror on the cavity.

5 The active material may be made of pure crystalline silicon or it may contain an active element, for example such as erbium or neodymium impurities.

10 The active material may also be an SiGe, SiGeC or SiC alloy in the form of a thin film, in the form of a quantic boxes structure or multi-layers structure with several films made of different materials.

15 A quantic boxes structure means a matrix made of a first material containing nanometric inclusions of a second material, the prohibited band width of the second material being narrower than the prohibited band width of the first material. For example, the cavity material(s) may be formed by vapor phase crystalline growth or molecular jet. Their thickness, or at least
20 the thickness of the cavity, is adjusted to correspond to a required optical thickness as a function of a given working wavelength.

25 The second mirror that covers the cavity may be a simple metallic mirror, or preferably a Bragg mirror obtained according to the process described above.

 The process for transferring a silicon layer with a controlled thickness may also be used to make the cavity of an optical emitter.

30 The manufacture of the optical emitter may comprise:

- formation of a first Bragg mirror on a support,
- formation of a silicon layer covering a silicon oxide layer on the Bragg mirror, the silicon layer being formed in accordance with the process described above, and,
- formation of a second mirror above the silicon layer.

The mirror may be formed directly in contact with the silicon layer or it may be separated from it by other insertion layers.

The silicon oxide layer may be formed on the first Bragg mirror before the silicon layer is transferred to it. But preferably, it can be formed directly on the surface of the silicon layer, in other words on the silicon block, also before the transfer.

As for the previous embodiment, the second mirror may be a traditional mirror; for example a metallic layer or a Bragg mirror obtained according to the process described above.

Other characteristics and advantages of this invention will become clearer from the following description with reference to the Figures in the attached drawings. This description is purely for guidance and is in no way restrictive.

25

Brief description of the Figures

- Figure 1 is a diagrammatic section through a silicon block in which a cleavage area is formed.

- Figure 2 is a diagrammatic section through an assembly obtained by transferring the structure in Figure 1 onto a support.

- Figure 3 is a diagrammatic section through the assembly shown in Figure 2 after cleavage along the cleavage area.

- Figure 4 is a diagrammatic section through the assembly in Figure 3 after a finishing operation.

- Figures 5 and 6 are diagrammatic sections illustrating the manufacturing steps for an Si/SiO₂ multi-layer structure starting from the assembly in Figure 4.

- Figures 7, 8 and 9 are diagrammatic sections illustrating steps in the manufacture of a micro-cavity emitter module starting from a multi-layer structure like that obtained after the step shown in Figure 6.

- Figures 10, 11 and 12 are diagrammatic sections illustrating the manufacturing steps for another micro-cavity emitter module.

- Figures 13, 14 and 15 are diagrammatic sections illustrating the manufacturing steps of yet another micro-cavity emitter module.

Detailed description of embodiments of the invention

For simplification reasons, identical, similar or equivalent parts in the Figures described below are given the same references. Furthermore, the given description relates to the manufacture of components, devices or parts of devices with a given working wavelength or central wavelength, denoted λ .

Figure 1 shows a block of monocrystalline silicon 20a in which hydrogen ions H^+ are implanted. The implantation is shown diagrammatically in the form of arrows.

5 The implantation is made with a sufficient dose and energy to form an embrittled area 21 denoted as the cleavage area, at a given depth in the block 20a.

10 The cleavage area thus delimits a surface layer 22a in the silicon block. The depth of the cleavage area, adjusted with the implantation energy, is chosen to exceed the thickness of a silicon layer that is to be formed for optical purposes.

15 Thus, if we want to form a $\frac{\lambda}{4n_s}$ thick layer, where n_s is the refraction index of silicon, the implantation depth and therefore the thickness of the surface layer 22a are chosen to be greater than this value.

20 Figure 1 also shows that the surface layer 22a of block 20a is covered by a first layer 12a of silicon oxide. For example, the thickness of the oxide layer may be adjusted to $\frac{\lambda}{4n_o}$, where n_o is the refraction index of silicon oxide. The oxide layer may be formed by chemical vapor deposition, or possibly by thermal oxidation of the silicon in block 20a.

25 The thickness of the first oxide layer 12a is adjusted, for example by chemical etching or mechanical-chemical etching.

 The free surface 13 of the silicon oxide layer 12a visible in Figure 1 and the free surface of a support

(not shown) are then subjected to a treatment to enable their subsequent molecular bonding. For example, the treatment includes chemical cleaning.

The support is formed by a platform 10. This support is in the form of a single piece substrate, or a substrate comprising several layers of different materials.

In the example shown in Figure 2 described below, the support is a block of silicon, glass or quartz.

10 Molecular bonding shown in Figure 2 is obtained by transferring the assembly formed by the silicon block 20a and the oxide layer 12a onto the support 10, in order to bring the free faces of the silicon oxide layer 12a and the platform 10 into contact.

15 A subsequent operation illustrated in Figure 3 consists of making a cleavage of the silicon block 20a along the previously implanted cleavage area.

Cleavage may be assisted by heat treatment.

It is observed that after cleavage has terminated, 20 the surface layer 22 remains fixed to the platform 10 through the silicon oxide layer 12a.

The silicon block 20a that is detached from the surface layer may be subjected to another ionic implantation to form a new cleavage area on it. It can 25 then be made using a transfer process like that described.

Figure 4 shows the assembly consisting of the platform 10, the oxide layer 12a and the surface layer 22. The assembly is inverted compared with the 30 assembly in Figure 3. An arrow 24 indicates the

treatment applied to adjust the thickness of the surface layer.

In the example described, the initial thickness of the surface layer 22 is greater than the required
 5 thickness. Thus, the thickness adjustment treatment consists of thinning the layer. This treatment may be made by polishing or by a series of surface oxidation and selective etching operations to eliminate the oxide formed each time.

10 According to one variant embodiment of the process, the surface layer may also be initially formed with a thickness less than the required thickness; in this case the cleavage area is implanted in the silicon block at a depth less than $\frac{\lambda}{4n_s}$.

15 In this case, the step to adjust the thickness in Figure 4 consists of increasing the thickness of the layer. This may be done by silicon growth on the surface of the surface layer.

The process described above may be iterated to
 20 make special optical components or devices. Some examples are given below.

Figure 5 shows the formation of a new silicon oxide layer 12b on a monocrystalline silicon block 20b. Just like block 20a in Figure 1, the silicon block 20b
 25 has a cleavage area 21 that delimits its surface layer 22b. The cleavage area is formed by the implantation of hydrogen ions.

Furthermore, the process for the formation of the new silicon oxide layer 12b is identical to the process

described for the formation of the first oxide layer 12a.

The thickness of the new oxide layer is also adjusted to a value equal to $\frac{\lambda}{4n_0}$.

5 Figure 6 shows the transfer of the new silicon block in Figure 5 onto the structure in Figure 4.

10 The surface of the silicon oxide surface layer 12b covering the silicon block 20b is brought into contact and is glued onto the silicon layer 22b by molecular bonding, the thickness of the silicon layer 22b having been adjusted before this operation.

15 In this structure, it can be seen that the assembly formed by the platform 10, the first layer of silicon oxide 12a and the first silicon layer 22a is used as a support for the formation of a new set of alternating SiO_2/Si layers.

Another cleavage separates block 20b from its surface layer 22b that remains fixed to the subjacent silicon oxide layer 12b.

20 An adjustment of the thickness of the surface silicon layer 22b can give a structure like that shown in Figure 7.

25 This structure comprises an alternating stack of silicon oxide and oxide layers on the platform 10, the optical thickness of which is adjusted as a function of a given wavelength. This stack, marked as reference 30, forms a Bragg mirror.

Obviously, depending on the required reflection properties, the number of SiO_2/Si alternations in the

Bragg mirror may be increased by repeating the steps in the process described above.

Figure 8 shows a step in the process for manufacturing an optical component comprising the Bragg mirror 30 in the structure in Figure 7.

The step in Figure 8 includes the formation of an optical cavity 34 made of an active material on the last surface layer of silicon 22b.

The cavity 34 is made by growth of one or several materials selected from Si, SiGe, SiGeC, SiC. These materials can contain doping impurities such as erbium impurities forming active elements.

The cavity may be in the form of a solid block, in the form of one or more thin layers, or in the form a quantic boxes structure or in the form of a multi-layer structure combining layers of different materials chosen from the materials mentioned above. Its thickness is adjusted as the material grows as a function of the working wavelength λ .

For example, a silicon cavity may comprise a series of very thin silicon layers and SiGe alloy layers. The SiGe layers are of the order of 5 nm thick and do not create any dislocations due to a mismatch of the crystalline mesh, but can form quantic wells.

Similarly, the mismatch in meshes between the silicon layers and the very thin germanium layers may cause the formation of germanium islands that form quantic boxes. These islands considerably increase the capacity of the cavity 34 to emit light.

As shown in Figure 9, the optical component is completed by the installation of a second mirror 36 on the cavity 34.

For example, the second mirror 36 may be a conventional Bragg mirror obtained by successive deposition of SiO_2/Si layers using a Plasma Enhanced Chemical Vapor Deposition (PECVD) process.

The second mirror 36 may also be made using the process described above for making the first Bragg mirror 30.

Finally, the second mirror 36 may also be a conventional metallic mirror obtained by deposition of a metallic film. This type of deposition may be made by evaporation.

Figures 10 to 12 also show another possible embodiment of the invention.

Figure 10 shows a first step that consists of forming a mirror 30 on a silicon platform 10.

The mirror 30 may be a Bragg mirror like that described in the reference to Figure 7 or a mirror of another type like the mirror 36 in Figure 9 described above.

A second step illustrated by Figure 11 comprises the formation of a layer of silicon oxide 31 and a layer of silicon 32 on the first mirror.

The silicon layer 32 is taken from a silicon block, on which it forms a surface layer. This block may possibly be covered by the oxide layer. The silicon layer, possibly covered by the oxide layer, is

then transferred using the process described with reference to Figures 2 and 3.

The silicon oxide layer 31 may also be formed directly on the first mirror 30 and covered later by
5 transferring the silicon layer 32.

However, the thickness of the transferred silicon layer 32 is not adjusted to a thickness corresponding to an optical thickness for the chosen wavelength.

In this case it is used as a support to promote
10 subsequent growth of active materials to form an optical cavity. Thus the thickness of the silicon layer 32 is preferably very small. For example, its thickness may be between 5 and 200 nm.

Figure 12 shows the growth of an active material
15 to form an optical cavity 34 as described above.

It can be assumed that the silicon layer 32 forms part of the cavity 34, for the purposes of the calculation and adjusting the optical thickness of the cavity.

20 Finally, the cavity is covered by a second mirror 36 similar to the corresponding mirror in Figure 9.

Figures 13 to 15 illustrate another possible application of the invention for the manufacture of an optical component.

25 Figures 13 and 14 show structures approximately identical to Figures 10 and 11 obtained using the same processes. Therefore, this document does not include a more detailed description of these structures.

However, it is found that the silicon layer 32
30 transferred to the first mirror 30 and covering the

oxide layer 31 is much thicker than the layer in Figure 11.

The silicon layer 32, the thickness of which is controlled by the depth of the cleavage area in the silicon block from which it originates, is chosen to be greater than the required optical thickness for the optical component.

The thickness of the silicon layer 32 is adjusted by polishing or etching to form an optical cavity.

This cavity may be covered by a second mirror 36 as shown in Figure 15.

The components referenced above may be associated with each other or with other optical or electronic components on the same substrate.

Similarly, when the optical cavities for components described are used as light emitters, they may be used with appropriate optical or electrical pumping means known in themselves.

Documents mentioned

References concerning documents mentioned in the text above, and documents providing technological background, are mentioned below.

- (1)
"Epitaxy-ready Si/SiO₂ Bragg reflectors by multiple separation-by-implanted-oxygen"
Appl. Phys. Lett. 69(25), December 16 1996
by Yukari Ushikawa et al.

(2)

FR-A-2 681 472

(3)

5 "Giant enhancement of luminescence intensity in
Er-doped Si/SiO₂ resonant cavities"
Appl. Phys. Lett. 61(12), September 21 1992
by E.F. Schubert et al.

(4)

10 "Silicon intersubband lasers"
Superlattices and Microstructures, vol. 23, No. 2,
1998.
By Richard A. Soref

(5)

15 "Prospects for novel Si-based optoelectronic
devices: unipolar and p-i-p-i lasers"
Thin Solid Films 294 (1997) 325-329
20 by Richard A. Soref

(6)

25 "Characterization of bond and etch-back silicon-
on-insulator wafers by photoluminescence under
ultraviolet excitation"
Appl. Phys. Lett. 70(2), January 13 1977
By Michio Tajima et al.

(7)

"Luminescence due to electron-hole condensation in
silicon-on-insulator"

Journal of Applied Physics, Volume 84, No. 4,
August 15 1998.

5 by Michio Tajima et al.

CONFIDENTIAL

CLAIMS

1. Process for the formation of a silicon layer (22a, 22b, 32, 34) for optical purposes with a given (optical) thickness, on a support (10), characterized in that it comprises the following steps:

- 5 a) Molecular bonding of a silicon block (20a, 20b) on the support on which there may or may not already be other layers, the silicon block having a surface layer (22a, 22b, 32, 34) delimited by a cleavage area (21) approximately parallel to its surface, and
10 with a thickness greater than (or less than) the said determined thickness, and the silicon block being covered by a silicon oxide layer (12a, 12b) brought into contact with the support during bonding,
- 15 b) cleavage of the silicon block along the cleavage area to detach the surface layer fixed to the support from it,
- c) thinning (or thickening) the said surface layer until a thickness approximately equal to the said
20 determined thickness, is obtained.

2. Process according to claim 1, in which the thickness of the surface layer (22a, 22b) of the silicon block used in step a) is greater than the
25 determined thickness, and in which thinning of the surface layer in step c) comprises at least one oxidation operation followed by at least one etching operation and/or one polishing operation.

3. Process according to claim 1, in which the thickness of the surface layer (22a, 22b) of the silicon block (20a, 20b) used in step a) is less than
 5 the determined thickness, and the thickness of the surface layer is increased by crystalline growth during step c).

4. Process according to claim 1, in which a
 10 hydrogen implantation is performed before step a) through one of the faces (23) of the silicon block to form an embrittled area (21) in the block (20a, 20b) extending approximately along a plane parallel to the said face and forming the cleavage area, the
 15 implantation energy being adjusted to form the cleavage area at a depth which is either greater than or less than the determined thickness.

5. Process for manufacturing a Bragg mirror with
 20 wavelength λ on a support, in which a stack of layers is formed comprising alternately at least one layer of silicon oxide (12a, 12b) with optical thickness $\frac{\lambda}{4n_o}$,
 where n_o denotes the refraction index of the silicon oxide, and at least one silicon layer (22a, 22b) with
 25 an optical thickness equal to $\frac{\lambda}{4n_s}$, where n_s is the refraction index of silicon, and in which the said silicon layer is formed according to the process mentioned in claim 1.

6. Process according to claim 5, in which the silicon oxide layer may be formed by chemical vapor deposition using a Plasma Enhanced Chemical Vapor
5 Deposition (PECVD) process.

7. Process for manufacturing an optical component with a working wavelength λ comprising:

- the formation of a Bragg mirror (30) according
10 to the process described in claim 5,
- formation of a layer of active material (34) on the Bragg mirror by crystalline growth, to form a cavity,
- formation of a second mirror (36) on the cavity.

15

8. Process according to claim 7, in which the active material is chosen from among pure silicon, silicon containing one impurity, silicon carbide SiC and $\text{Si}_x\text{Ge}_{1-x}$ alloys where $0 < x < 1$.

20

9. Process according to claim 7, comprising the formation of a second mirror by deposition of a metallic layer on the cavity.

25

10. Process according to claim 7, including the construction of the second mirror in the form of a Bragg mirror according to claim 5.

11. Process for manufacturing an optical component
30 including the formation of a Bragg mirror on a support

according to the process in claim 5, followed by the formation of an optical cavity by crystalline growth of at least one active material.

5 12. Process for the manufacture of an optical structure comprising:

- formation of a first Bragg mirror (30) on a support,
- 10 - formation of a silicon layer (32) on the Bragg mirror, according to the process according to claim 1, and
- formation of a second mirror (36) above the silicon layer.

15 13. Process according to claim 12, in which the first and second mirrors are Bragg mirrors made according to the process in claim 5.

20 14. Process according to claim 12, in which the optical thickness of the silicon layer (34) is equal to $\frac{\lambda}{4n_s}$, where λ is the working wavelength of the optical structure and n_s is the refraction index of the silicon.

25 15. Process according to claim 12, in which one or several layers (34) of active material chosen among SiGe, SiGeC and SiC are grown on the silicon layer before the formation of the second mirror, to form an optical cavity.

ABSTRACTPROCESS FOR THE FORMATION OF A SILICON LAYER ON A
SUPPORT FOR OPTICAL PURPOSES, AND USE OF THE PROCESS TO
MAKE OPTICAL COMPONENTS

The invention relates to a process for the formation of a silicon layer (22a) with a determined thickness on a support (10), for optical purposes. The process comprises the following steps:

- 5 a) molecular bonding of a silicon block (20a) on the support, the silicon block having a surface layer (22a) delimited by a cleavage area,
- b) cleavage of the silicon block along the cleavage area to detach the surface layer from it,
- 10 c) adjustment of the thickness of the said surface layer.

Applications to the manufacture of optical components.

15 Figure 3.




FIG. 1




FIG. 2




FIG. 3





FIG. 4




FIG. 5




FIG. 6




FIG. 9




FIG. 8




FIG. 7

4 / 5




FIG. 12




FIG. 11




FIG. 10




FIG. 13




FIG. 14





FIG. 15

B 13173.3 EW

*Declaration, Power Of Attorney and Petition*

Page 1 of 3

WE (I) the undersigned inventor(s), hereby declare(s) that :

My residence, post office address and citizenship are as stated below next to my name,

We (I) believe that we are (I am) the original, first, and joint (sole) inventor(s) of the subject matter which is claimed and for which a patent is sought on the invention entitled

PROCESS FOR THE FORMATION OF A SILICON LAYER ON A SUPPORT FOR OPTICAL PURPOSES, AND USE OF THE PROCESS TO MAKE OPTICAL COMPONENTS

the specification of which

☐ is attached hereto.

☐ was filed on

as Application Serial No.

and amended on

☒ was filed as PCT international application

Number PCT/FR00/00278 ✓

on February 07, 2000 ✓

and was amended under PCT Article 19

on

We (I) hereby state that we (I) have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

We (I) acknowledge the duty to disclose information known to be material to the patentability of this application as defined in Section 1.56 of Title 37 Code of Federal Regulations.

We (I) hereby claim foreign priority benefits under 35 U.S.C. § 119 (a)-(d) or § 365 (b) of any foreign application(s) for patent or inventor's certificate, or § 365 (a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed. Prior Foreign Application (s)

Application No.	Country	Day/month/Year	Priority Claimed	
99 01559 ✓	FRANCE ✓	10 FEBRUARY 1999 ✓	<input checked="" type="checkbox"/> YES	<input type="checkbox"/> NO
_____	_____	_____	<input type="checkbox"/> YES	<input type="checkbox"/> NO
_____	_____	_____	<input type="checkbox"/> YES	<input type="checkbox"/> NO
_____	_____	_____	<input type="checkbox"/> YES	<input type="checkbox"/> NO

We (I) hereby claim the benefit under Title 35, United States Code, § 119 (e) of any United States provisional application(s) listed below.

(Application Number)

(Filing Date)

(Application Number)

(Filing Date)

We (I) hereby claim the benefit under 35 U.S.C. §120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of prior application and the national or PCT International filing date of this application.

Application Serial No.

Filing Date


Status (pending, patented,
abandoned)

And we (I) hereby appoint : Charles B. Gordon, Registration Number 16,923; William C. McCoy, Registration Number 16,885; Louis V. Granger, Registration Number 15,999; William A. Gail, Registration Number 17,409; Richard H. Dickinson Jr, Registration Number 18,622; Thomas P. Schiller, Registration Number 20,677; David B. Deioma, Registration Number 22,841; Joseph J. Corso, Registration Number 25,845; Howard G. Shimola, Registration Number 26,232; Jeffrey J. Sopko, Registration Number 27,676; John P. Murtaugh, Registration Number 34,226; James M. Moore, Registration Number 32,923; David E. Spaw, Registration Number 34,732; Michael W. Garvey, Registration Number 35,878; Paul R. Katterle, Registration Number 36,563; Richard M. Mescher, Registration Number 38,242 and Mark E. Bandy, Registration Number 35,788; our (my) attorneys, with full powers of substitution and revocation, to prosecute this application and to transact all business in the Patent Office connected therewith; and we (I) hereby request that all correspondence regarding this application be sent to the firm of PEARNE, GORDON, McCOY & GRANGER whose Post Office Address is : 526 Superior Avenue east Suite 1200 Cleveland, Ohio 44114-1484

We (I) declare that all statements made herein of our (my) own knowledge are true and that all statements made on information and belief are believed to be true ; and future that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such wilful false statements may jeopardise the validity of the application or any patent issuing thereon.

1-00 HADJI Emmanuel

NAME OF FIRST SOLE INVENTOR


Signature of Inventor

September 25, 2000
Date

Residence : 9 impasse des Primeveres
38600 FONTAINE
FRANCE FRX

Citizen of : FRANCAIS

Post Office Address : The same as residence

2-00 PAUTRAT Jean-Louis

NAME OF SECOND INVENTOR


Signature of Inventor

September 25, 2000
Date

NAME OF THIRD INVENTOR

Signature of Inventor

Date

NAME OF FOURTH INVENTOR

Signature of Inventor

Date

NAME OF FIFTH INVENTOR

Signature of Inventor

Date

Residence : 4 Rue du Trident

38100 Grenoble FRANCE FRX

Citizen of : Francaise

Post Office Address : The same as residence

Residence :

Citizen of :

Post Office Address : The same as residence

Residence :

Citizen of :

Post Office Address : The same as residence

Residence :

Citizen of :

Post Office Address : The same as residence